A 6-bit 2GS/s low power flash ADC

Jyun Syong Lai, Zhi Ming Lin

Research output: Contribution to conferencePaper

1 Citation (Scopus)

Abstract

In this paper a 6-bit Flash Analog-to-Digital converter (ADC) implemented in TSMC 0.18-μm CMOS process is presented. Different from the conventional Flash ADCs, the architecture of the proposed ADC is based on single-ended comparators with a sample-and-hold (S/H) circuit. Single-ended comparators are formed using only inverters and resistors. Therefore, our design can reduce a lot of transistor numbers and power consumption. The designed ADC consumes 0.425 mW at 1.5V power supply. The speed of this design is 2 GS/s. The simulated static differential non-linearity error (DNL) and integral non-linearity error (INL) are between 0.4/-0.29 LSB and 0.4/-0.39 LSB, respectively.

Original languageEnglish
Pages369-371
Number of pages3
Publication statusPublished - 2012 Jan 1
Event2012 International Workshop on Computer Science and Engineering, WCSE 2012 - Hong Kong, Hong Kong
Duration: 2012 Aug 32012 Aug 4

Conference

Conference2012 International Workshop on Computer Science and Engineering, WCSE 2012
CountryHong Kong
CityHong Kong
Period12-08-0312-08-04

    Fingerprint

All Science Journal Classification (ASJC) codes

  • Computer Science(all)
  • Engineering(all)

Cite this

Lai, J. S., & Lin, Z. M. (2012). A 6-bit 2GS/s low power flash ADC. 369-371. Paper presented at 2012 International Workshop on Computer Science and Engineering, WCSE 2012, Hong Kong, Hong Kong.