A 5.8 GHz fully-integrated power amplifier for 802.11a WLAN system

G. C. Lin; Zhi-Ming Lin

doi:10.1109/EDSSC.2007.4450299

A 5.8 GHz fully-integrated power amplifier for 802.11a WLAN system

G. C. Lin, Zhi-Ming Lin

Department of Computer Science and Information Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

5 Citations (Scopus)

Abstract

In this paper, a 5.8 GHz fully-integrated power amplifier is designed and implemented in a 0.18-μm radio frequency CMOS process. The power amplifier is formed by a cascaded class-D pre-amplifier and a class-E amplifier to drive the output power stage. The designed PA delivered an output power of 13.86 dBm with a power-added efficiency (PAE) of 20% and a power gain of 26.66 dB.

Original language	English
Title of host publication	IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007
Pages	1012-1016
Number of pages	5
DOIs	https://doi.org/10.1109/EDSSC.2007.4450299
Publication status	Published - 2007 Dec 1
Event	IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007 - Tainan, Taiwan Duration: 2007 Dec 20 → 2007 Dec 22

Publication series

Name	IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007

Other

Other	IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007
Country	Taiwan
City	Tainan
Period	07-12-20 → 07-12-22

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering
Electronic, Optical and Magnetic Materials

Access to Document

10.1109/EDSSC.2007.4450299

Fingerprint Dive into the research topics of 'A 5.8 GHz fully-integrated power amplifier for 802.11a WLAN system'. Together they form a unique fingerprint.

Cite this

@inproceedings{13268897f60f46429a01c402deb31992,

title = "A 5.8 GHz fully-integrated power amplifier for 802.11a WLAN system",

abstract = "In this paper, a 5.8 GHz fully-integrated power amplifier is designed and implemented in a 0.18-μm radio frequency CMOS process. The power amplifier is formed by a cascaded class-D pre-amplifier and a class-E amplifier to drive the output power stage. The designed PA delivered an output power of 13.86 dBm with a power-added efficiency (PAE) of 20% and a power gain of 26.66 dB.",

author = "Lin, {G. C.} and Zhi-Ming Lin",

year = "2007",

month = dec,

day = "1",

doi = "10.1109/EDSSC.2007.4450299",

language = "English",

isbn = "1424406374",

series = "IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007",

pages = "1012--1016",

booktitle = "IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007",

note = "IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007 ; Conference date: 20-12-2007 Through 22-12-2007",

}

Lin, GC & Lin, Z-M 2007, A 5.8 GHz fully-integrated power amplifier for 802.11a WLAN system. in IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007., 4450299, IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007, pp. 1012-1016, IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007, Tainan, Taiwan, 07-12-20. https://doi.org/10.1109/EDSSC.2007.4450299

A 5.8 GHz fully-integrated power amplifier for 802.11a WLAN system. / Lin, G. C.; Lin, Zhi-Ming.

IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007. 2007. p. 1012-1016 4450299 (IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - A 5.8 GHz fully-integrated power amplifier for 802.11a WLAN system

AU - Lin, G. C.

AU - Lin, Zhi-Ming

PY - 2007/12/1

Y1 - 2007/12/1

N2 - In this paper, a 5.8 GHz fully-integrated power amplifier is designed and implemented in a 0.18-μm radio frequency CMOS process. The power amplifier is formed by a cascaded class-D pre-amplifier and a class-E amplifier to drive the output power stage. The designed PA delivered an output power of 13.86 dBm with a power-added efficiency (PAE) of 20% and a power gain of 26.66 dB.

AB - In this paper, a 5.8 GHz fully-integrated power amplifier is designed and implemented in a 0.18-μm radio frequency CMOS process. The power amplifier is formed by a cascaded class-D pre-amplifier and a class-E amplifier to drive the output power stage. The designed PA delivered an output power of 13.86 dBm with a power-added efficiency (PAE) of 20% and a power gain of 26.66 dB.

UR - http://www.scopus.com/inward/record.url?scp=43049157706&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=43049157706&partnerID=8YFLogxK

U2 - 10.1109/EDSSC.2007.4450299

DO - 10.1109/EDSSC.2007.4450299

M3 - Conference contribution

AN - SCOPUS:43049157706

SN - 1424406374

SN - 9781424406371

T3 - IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007

SP - 1012

EP - 1016

BT - IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007

T2 - IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007

Y2 - 20 December 2007 through 22 December 2007

ER -