A 5.25-GHz low-power down-conversion mixer in 0.18-μm CMOS technology

Research output: Contribution to journalArticlepeer-review

6 Citations (Scopus)


A 5.25 GHz low voltage, high linear and isolated mixer using TSMC 0.18 μm CMOS process for WLAN receiver was investigated. The paper presents a novel topology mixer that leads to better performance in terms of linearity, isolation and power consumption for low supply voltage. The measuring results of the proposed mixer achieve: 7.6 dB power conversion gain, 11.4 dB double side band noise figure, 3 dBm input third-order intercept point, and the total dc power consumption of this mixer including output buffers is 2.45 mW from a 1 V supply voltage. The current output buffer is about 2 mW, the excellent LO-RF, LO-IF and RF-IF isolation achieved up to 37.8, 54.8 and 38.2 dB, respectively.

Original languageEnglish
Pages (from-to)301-312
Number of pages12
JournalAnalog Integrated Circuits and Signal Processing
Issue number3
Publication statusPublished - 2010 Mar 1

All Science Journal Classification (ASJC) codes

  • Signal Processing
  • Hardware and Architecture
  • Surfaces, Coatings and Films

Fingerprint Dive into the research topics of 'A 5.25-GHz low-power down-conversion mixer in 0.18-μm CMOS technology'. Together they form a unique fingerprint.

Cite this