A 3-PS dead-zone double-edge-checking phase-frequency-detector with 4.78 GHz operating frequencies

Chien Ping Chou, Zhi-Ming Lin, Jun Da Chen

Research output: Contribution to conferencePaper

6 Citations (Scopus)

Abstract

This paper proposes a double-edge-checking phase frequency detector (dec-PFD), designed in 0.35- μm CMOS process with 3-V supply voltage. Consisting of four-states without feedback paths, the dec-PFD can avoid U P and DOWN signals from rising to high at the same time and thus solve current mismatch problem with 3-ps dead-zone in the phase detection. The maximum operating frequency of the PFD is 4.78 GHz. Simulated results are presented to demonstrate the capability of phase detection of the circuit.

Original languageEnglish
Pages937-940
Number of pages4
Publication statusPublished - 2004 Dec 1
Event2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology - Tainan, Taiwan
Duration: 2004 Dec 62004 Dec 9

Other

Other2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology
CountryTaiwan
CityTainan
Period04-12-0604-12-09

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A 3-PS dead-zone double-edge-checking phase-frequency-detector with 4.78 GHz operating frequencies'. Together they form a unique fingerprint.

Cite this