A 20GHz CMOS RF down-converter with an on-chip antenna

Yu Su, Jau Jr Lin, K. O. Kenneth

Research output: Contribution to journalConference articlepeer-review


Using a 20GHz down-converter fabricated in a 0.13μm CMOS process, this paper demonstrates the feasibility of a pair of ICs with on-chip antennas communicating over free space. The circuit achieves 9dB conversion gain and 6.6dB SSB NF while consuming 12.8mW from a 1.5V supply.

Original languageEnglish
Article number14.8
Pages (from-to)216-217
Number of pages2
JournalDigest of Technical Papers - IEEE International Solid-State Circuits Conference
Publication statusPublished - 2005 Dec 6
Event2005 IEEE International Solid-State Circuits Conference, ISSCC - San Francisco, CA, United States
Duration: 2005 Feb 62005 Feb 10

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A 20GHz CMOS RF down-converter with an on-chip antenna'. Together they form a unique fingerprint.

Cite this