A 10-bit current-steering CMOS digital to analog converter

Research output: Contribution to journalArticle

7 Citations (Scopus)

Abstract

This paper proposed a 10-bit digital-to-analog converter consisting of a segmented current-steering architecture, with five different sizes of current source. The proposed 10-bit digital-to-analog converter was implemented using TSMC CMOS 0.35 μm 2P4M technology. The power consumption was approximately 7.9 mW at the sample rate of 200 MHz, and the supply voltage was 3.3 V. It achieved a DNL (differential nonlinearity) and an INL (integral nonlinearity) of 0.16 LSB and 0.13 LSB, respectively. The measured SFDR (spurious free dynamic range) was 45.3 dB under a 1 MHz sine waveform. This work presented a good performance compared with other researches in DNL, INL and power consumption.

Original languageEnglish
Pages (from-to)14-17
Number of pages4
JournalAEU - International Journal of Electronics and Communications
Volume69
Issue number1
DOIs
Publication statusPublished - 2015 Jan 1

Fingerprint

Digital to analog conversion
Electric power utilization
Electric potential

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{1d2e33f9f62e442d9ff4cc4f4a233e76,
title = "A 10-bit current-steering CMOS digital to analog converter",
abstract = "This paper proposed a 10-bit digital-to-analog converter consisting of a segmented current-steering architecture, with five different sizes of current source. The proposed 10-bit digital-to-analog converter was implemented using TSMC CMOS 0.35 μm 2P4M technology. The power consumption was approximately 7.9 mW at the sample rate of 200 MHz, and the supply voltage was 3.3 V. It achieved a DNL (differential nonlinearity) and an INL (integral nonlinearity) of 0.16 LSB and 0.13 LSB, respectively. The measured SFDR (spurious free dynamic range) was 45.3 dB under a 1 MHz sine waveform. This work presented a good performance compared with other researches in DNL, INL and power consumption.",
author = "Shu-chung Yi",
year = "2015",
month = "1",
day = "1",
doi = "10.1016/j.aeue.2014.07.010",
language = "English",
volume = "69",
pages = "14--17",
journal = "AEU - International Journal of Electronics and Communications",
issn = "1434-8411",
publisher = "Urban und Fischer Verlag Jena",
number = "1",

}

A 10-bit current-steering CMOS digital to analog converter. / Yi, Shu-chung.

In: AEU - International Journal of Electronics and Communications, Vol. 69, No. 1, 01.01.2015, p. 14-17.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A 10-bit current-steering CMOS digital to analog converter

AU - Yi, Shu-chung

PY - 2015/1/1

Y1 - 2015/1/1

N2 - This paper proposed a 10-bit digital-to-analog converter consisting of a segmented current-steering architecture, with five different sizes of current source. The proposed 10-bit digital-to-analog converter was implemented using TSMC CMOS 0.35 μm 2P4M technology. The power consumption was approximately 7.9 mW at the sample rate of 200 MHz, and the supply voltage was 3.3 V. It achieved a DNL (differential nonlinearity) and an INL (integral nonlinearity) of 0.16 LSB and 0.13 LSB, respectively. The measured SFDR (spurious free dynamic range) was 45.3 dB under a 1 MHz sine waveform. This work presented a good performance compared with other researches in DNL, INL and power consumption.

AB - This paper proposed a 10-bit digital-to-analog converter consisting of a segmented current-steering architecture, with five different sizes of current source. The proposed 10-bit digital-to-analog converter was implemented using TSMC CMOS 0.35 μm 2P4M technology. The power consumption was approximately 7.9 mW at the sample rate of 200 MHz, and the supply voltage was 3.3 V. It achieved a DNL (differential nonlinearity) and an INL (integral nonlinearity) of 0.16 LSB and 0.13 LSB, respectively. The measured SFDR (spurious free dynamic range) was 45.3 dB under a 1 MHz sine waveform. This work presented a good performance compared with other researches in DNL, INL and power consumption.

UR - http://www.scopus.com/inward/record.url?scp=84927804442&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84927804442&partnerID=8YFLogxK

U2 - 10.1016/j.aeue.2014.07.010

DO - 10.1016/j.aeue.2014.07.010

M3 - Article

AN - SCOPUS:84927804442

VL - 69

SP - 14

EP - 17

JO - AEU - International Journal of Electronics and Communications

JF - AEU - International Journal of Electronics and Communications

SN - 1434-8411

IS - 1

ER -