Tsung-Yi Wu

Associate Professor

  • 34 Citations
  • 3 h-Index
19942018
If you made any changes in Pure these will be visible here soon.

Fingerprint Dive into the research topics where Tsung-Yi Wu is active. These topic labels come from the works of this person. Together they form a unique fingerprint.

  • 6 Similar Profiles
Clocks Engineering & Materials Science
Leakage currents Engineering & Materials Science
Networks (circuits) Engineering & Materials Science
Logic gates Engineering & Materials Science
Flip flop circuits Engineering & Materials Science
Transistors Engineering & Materials Science
Electric power utilization Engineering & Materials Science
Computer hardware description languages Engineering & Materials Science

Network Recent external collaboration on country level. Dive into details by clicking on the dots.

Research Output 1994 2018

  • 34 Citations
  • 3 h-Index
  • 10 Conference contribution
  • 5 Article
  • 1 Paper
  • 1 Conference article

MicroEYE: A Wireless Multiple-Lenses Panoramic Endoscopic System

Zeng, J. L., Cheng, Y. H., Wu, T. Y., Liu, D. G. & Cheng, C. H., 2018 Jan 1, AETA 2017 - Recent Advances in Electrical Engineering and Related Sciences - Theory and Application. Kim, S. B., Dao, T. T., Zelinka, I., Duy, V. H. & Phuong, T. T. (eds.). Springer Verlag, p. 190-200 11 p. (Lecture Notes in Electrical Engineering; vol. 465).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Surgery
Lenses
Motion estimation
Software design
Program processors
1 Citation (Scopus)

A low-power multi-Vdd dual-core motion estimation chip design and implementation for wireless panoramic endoscopy

Zeng, J. L., Wu, T-Y. & Cheng, C. H., 2016 Aug 12, 2016 5th International Symposium on Next-Generation Electronics, ISNE 2016. Institute of Electrical and Electronics Engineers Inc., 7543383

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Endoscopy
Motion estimation
Networks (circuits)
Electric potential
Electric power utilization
Clocks
Inductive logic programming (ILP)
Transistors
Software System
Assign
1 Citation (Scopus)

Combined use of rising and falling edge triggered clocks for peak current reduction in IP-based SoC designs

Wu, T-Y., Kao, T. W., Huang, S. Y., Li, T. L. & Lin, H. R., 2010 Apr 28, 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010. p. 444-449 6 p. 5419842. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Clocks
Transistors
System-on-chip
Intellectual property core
1 Citation (Scopus)

Peak current reduction using an MTCMOS technique

Lu, L. Y., Wu, T-Y., Chiou, L. Y. & Shi, J. W., 2010 Sep 17, Proceedings of the 2nd Asia Symposium on Quality Electronic Design, ASQED 2010. p. 255-259 5 p. 5548248

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Clocks
Scheduling
Digital circuits
Leakage currents
Networks (circuits)